



NanoElectronics Roadmap for Europe: Identification and Dissemination

3rd General Workshop

Sardinia, June 14-15, 2018

WP4 Functional diversification Task 4.2 Smart Energy

Gaudenzio Meneghesso – IUNET gaudenzio.meneghesso@unipd.it



Task 4.2 Smart Energy



Industi	rial Co-Leader		
WP4	4.2 Smart Energy	W. Dettmann	Infineon
Genera	al and Domain Works		
WP4	4.2 Smart Energy	Mikael Östling	КТН
WP4	4.2 Smart Energy	Steve Stoffels	IMEC
Domai	n Workshops		
WP4	4.2 Smart Energy	Gaudenzio Meneghesso	UniPD
WP4	4.2 Smart Energy	Peter Moens	On Semi
WP4	4.2 Smart Energy	Joff Derluyn	EpiGaN
WP4	4.2 Smart Energy	Anton Bauer	Fraunhofer IISB
WP4	4.2 Smart Energy	Thomas Harder	ECPE Directoe
WP4	4.2 Smart Energy	Thomas Detzel	Infineon Villach
WP4	4.2 Smart Energy	Peter Steeneken	NXP
WP4	4.2 Smart Energy	Giuseppe Croce	STMicroel
WP4	4.2 Smart Energy	Braham Ferreira	TU DELFT



Task 4.2 Smart Energy



Two workshops have been organized:

1st Domain Workshop Bertinoro, October 20, 2016




2nd Domain Workshop Barcelona, December 14, 2017





The story...





At least 50 % of the electricity used in the world is controlled by Power Devices.

B.J. Ballga, Advanced High Voltage Power Device Concepts, Springer

NEREID WORKSHOP BERTINORO OCT 2016



Lead Applications for SiC & GaN (CLINT/ECPE Roadmap Workshop, 4/10/16)



World-wide Market for Medium-Voltage Power Electronics due to the Energy Transition

Cumulated installed power until 2050	Annual replacement in 2050
2.500 GW	250 GW
2.500 GW	250 GW
500 GW	50 GW
1.000 GW	125 GW
500 GW	75 GW
250 GW	30 GW
7.250 GW	780 GW
	power until 2050 2.500 GW 2.500 GW 500 GW 1.000 GW 500 GW 250 GW

Figures based on internal studies

© Fraunhofer ISE

Source: B. Burger, Fraunhofer ISE, Industriearbeitskreis Mittelspannungs-Leistungselektronik, 19.09.2016 in Berlin








Gain Power Density by WBG







System benefit ...

HORIZON 2020

Mobile Systems: Automotive

- Any mobile system should benefit
 - Higher efficiency is higher range or smaller storage
 - Smaller volume and lower weight of the converter and cooler
 - By leverage effect even smaller volume and lower weight of the storage

Good example is Toyota

- 10% fuel savings targeted, 5% achieved on prototypes already
- Power control unit down to 20% of volume, weight from 18kg down to 4kg
- On the market in 2020









Source: Toyota

Source: ECPE Roadmap Workshop 'Power Electr. 2025', Munich, 26.03.2015

NEREID-WP4.2 Smart Energy

Villasimius (CA), Italy – June 14 & 15, 2018





Co-existing & dedication...




Lead Applications for SiC & GaN



WBG MARKET SEGMENTATION AS A FUNCTION OF VOLTAGE RANGE

Current status and Yole's vision for 2020*



NEREID- WP4.2 Smart Energy


Villasimius (CA), Italy - June 14 & 15, 2018



Co-existing & dedication...



Comparison of R_{on} for Si, SiC, and GaN



SiC is the semiconductor for very high voltages (> 1 kV)

GaN is the semiconductor for very low on-resistance (<1mOhm –cm²)

NEREID- WP4.2 Smart Energy



Roadmaps...



ECPE Roadmap Programme 'Power Electronic 2025'

Objectives:

- Provide input and industrial guidance to research programmes on European and on national Level
- ECPE Member companies will reflect their own company roadmap vs. the ECPE Roadmaps
- ECPE Competence Centre will use the roadmaps when they define new research directions

Structure: three application-related roadmapping Teams

- Power Supplies (low power)
- Automotive & Aircraft (medium power)
- Electronic Power Grids (high power)





Roadmaps...





PowerAmerica Strategic Roadmap for Next Generation Wide Bandgap Power Electronics

This roadmap outlines key markets and application areas for SiC and GaN PE, the performance targets GaN and SiC technologies are expected to meet over time, technical barriers to achieving those targets, and activities needed to overcome those barriers. The roadmap activities will guide PowerAmerica's strategic decisions for demonstrating the benefits of SiC and GaN, improving WBG semiconductor device performance, and increasing commercial use of SiC and GaN PE.



Roadmaps...







Wide Band-Gap Devices: the Driving Force To the Next Electronic Industry

The International Technology Roadmap for Wide Bandgap Power Semiconductor (ITRW) **fosters and promotes the research, education, innovations and applications** of WBS technologies global/y,





- WP4 will define the strategy for a roadmap for those technologies that extend the field of application of semiconductor technologies by adding new functionalities or extend application range.
- These technologies, falling under the denomination of "More than Moore", do not scale simply with geometrical size, and are widely diversified; therefore new metrics will have to be identified for the roadmap. It includes two main Tasks:
- T4.1 Smart Sensors
- T4.2 Smart Energy

Task 4.2 Smart Energy : WBS



- □ Fast switching is the key for size and weight reduction with WBG power semiconductors leading to several issues: EMC, low parasitic inductances of the packaging and interconnection technologies, power losses related to passive components, need for system integration solutions, optimised switching cell, integrated drivers, ...
- As a consequence, the extreme miniaturization of power electronic systems leads to higher power density which requires new improved cooling techniques, but also leads to higher operation (and junction) temperature.
- Issues related to high temperature power electronics: advanced materials and processes for packaging and interconnection (chip level and system level), polymer moulding & encapsulation, substrates, temperature range for passive components, robustness and reliability, ...





- To identify the best application of Power Si and wide band-gap semiconductors devices (WBS) and provide a clear indication on where these devices will be disruptive in their applications;
- Highlight all the technological and material issues that need to be solved in order to guarantee a large market penetration of these devices;
- To provide a roadmap for the "standard" Si-based technology and the market penetration of WBS devices taking into account cost/benefit analysis, the degree if maturity and its expected evolution.

Task 4.2: Issues



Highlight all the **technological** and **material** issues that need to be solved in order to guarantee a large market penetration of these devices;

Technological and material issues

- Material (substrates, quality, reproducibility, supply chain, wafer size, maximum thickness for heteroepitaxial growth)
- Processing issues (contacts, gate, isolation)
- Normally off operation (hybrid or intrinsic)
- Isolated gate (MIS) devices
- Sustainable breakdown, Operational (rated) voltage
- Robustness (UIS, short circuit) & Reliability
- Passive components
- Packaging (high power, low inductance, cooling, surface mount, ...)ù
- Gate drivers

^{•••••}





 To provide a roadmap for the standard Si-based technology and the market penetration of WBS devices taking into account cost/benefit analysis, the degree of maturity and its expected evolution.

Roadmap and cost/benefit for WBS

- Large wafer sizes, multi-wafer reactors
- New circuit topologies
- Novel device topologies (lateral vs vertical)
- Novel substrates (bulk GaN/alternative carriers)
- Reliability and stability of WBS
- New technologies at the interfaces for lower costs and higher reliability





Device level

- Normally off Vth > 2V
- Low gate leakage at maximum gate voltage
- Breakdown Voltage 650 V, 1200 V devices
- Ron vs A (absolute performances)
- Ron vs Qg (efficiency vs speed)
- Dyn R_{DS,ON} < 20% at maximum voltage
- Reliability/robustness > 20year
- Maximum operating channel temperature

System level point of view:

- Passive components
- Packaging (high power, low inductance, cooling, surface mount, ...)
- Gate drivers



SiC Roadmap



SiC Device Roadmap

Going for more compactness for power converters								
Years	Si 4.5 kV IGBT or BIGT	4H-SiC 1.2 - 1.7 kV MOSFET JFET/BJT	4H-SiC 3.3 kv MOSFET	4H-SiC 6.5 kV MOSFET IGBT	4H-SiC 10.0 kV MOSFET IGBT	4H-SiC 15.0 kV IGBT	4H-SiC 20 – 30 kV IGBT GTO	AlN/ Diamond 30 – 50 kV IGBT/GTO
2016	$\sqrt{\sqrt{2}}$	V٧	٧	x	х	х	x	×
2018	$\sqrt{\sqrt{2}}$	$\sqrt{\sqrt{2}}$	v٧	v	х	х	×	×
2020	VVV	VVV	v٧	٧	v	х	x	×
2022	$\sqrt{\sqrt{2}}$	VVV	VVV	v٧	v٧	٧	٧	×
2024	√√√	$\sqrt{\sqrt{2}}$	VV	√√√	VVV	٧VV	٧v	V

Fundamental potential exist but technological solution is not ready yet

Engineering die samples available. Probably not qualified chip. Complete package solution may not be ready yet.

VV Qualified chip ready. Complete package solution probably ready to be tested in the field.

VVV Fully mature and qualified chip is available along with qualified packaged power module to be tested in the field.

Source: Dr. Muhammad Nawaz, ABB, ESCDERC 2016 but modified

NEREID WORKSHOP BERTINORO OCT 2016








Fraunhofer

IISB

Technical Trends in SiC







- Customers want cost parity <u>at the device level</u>
 - Replace e.g. Si SJ device by a GaN device that yields at par or better system efficiency
- GaN-on-Si wafer cost is (too) high
 - Multi-wafer reactors/New concepts
 - Growth on CTE matches substrates (poly-AIN, ...)
 - Others....to reduce growth time and Defect Density
 - 150mm versus 200mm (vs 300 mm ?)
- GaN Reliability is different from Si (JEDEC) and is not well enough understood—Need standardisation
 - JEDEC is a minimum requirement, but we need more (GaN specific testing like Dyn Ron, hard switching testing, surge current capability etc)

NEREID- WP4.2 Smart Energy

NEREID Task 4.2: status GaN-on-Si



<u>Threats/weaknesses</u>:

- The buffer stack is critical
 - Causes limitations for breakdown, current collapse, RF loss
- High density of threading dislocations & point defects
 - Critical threshold values to achieve reliable devices have not been identified
 - Mechanisms not fully understood
- Drive towards thicker epilayers for power
- Cost roadmap

Strengths/Opportunities:

- Main (proven?) choice for power, increasing interest for RF
- Scaling diameter is on-going (now at 200mm)
- Si fab compatibility
 - substrate thickness and contamination
- Easy back-side processing
 - E.g. TSV, local substrate removal, replacing Si by diamond
- Novel integration options, e.g. through SOI, 3D stacking, ...
 - Gate drivers, RF digital front end and RF filters, ...




- Quality improvement for enhanced reliability
 - Reduction of TD density
 - Nucleation, buffer designs
 - Understanding of fundamental behaviour
 - structural & crystal investigations
 - Modelling
- Higher voltage: thicker / better buffers
 - 600V -> 900V -> 1200V
- Low Rsheet heterostructures
 - E.g. InAIN ~ 220 Ohm/sq
- Selective regrowth
 - n-GaN for ohmic contacts
 - p-GaN for e-mode gates, vertical transistors
 - For combined GaN/CMOS
 - Requires integration in device process flow





NEREID Task 4.2: Normally off












UWBG--Ga₂O₃ : $E_c = 8MV/cm$

- Substrates by Edge Fed Growth idem to Sapphire. The only WBG material that can be grown from the melt (low cost, DD<10⁴ cm⁻²). Low thermal conductivity. No p-type doping.
- Epi by HVPE, MOCVD, MBE (β -Ga2O3) or MIST epitaxy (α -Ga2O3)
- Currently at 2" (cots). Expected 4" in 2018, 6" in 2022.
- Very good n-type doping control with very low resistivity.
- Publications on first 600V <u>Schottky</u> diodes and Transistors



4 in. (201)






FIG. 5. The breakdown voltages of Ga₂O₃ finFETs with $L_G = 2 \mu m$ and $L_{GD} = 16$, 21 μm while biased in the off-state at $V_{GS} = 0$ V. The inset shows the transfer characteristics of the same device indicating a $V_{IH} = +0.8$ V.




Roadmapping: GaN FoM



c) Definition of FoMs (quantative or qualitative) or planned evolution (based on SoA @ 2017 and evolution vs time)	Short/ Medium term: 5+	Medium / long term: 10+	long term: 15+
Ron x A 100V: 35 mΩ.mm ² 600V: 5 mΩ.cm ² 900V: commercially not existing	100V: 17mΩ·mm ² 600V: 2.5mΩ·cm ² 900V: 7mΩ·cm ²	100V: 9mΩ·mm ² 600V: 1.2mΩ·cm ² 900V: 4.5mΩ·cm ²	100V: 5mΩ·mm² 600V: 0.6mΩ·cm² 900V: 2.8mΩ·cm²
R _{on} ·Q _g 100V: 40 mΩ.nC 600V: 400 mΩ.nC	100V: 20 mΩ.nC 600V: 200 mΩ.nC	100V: 10 mΩ.nC 600V: 100 mΩ.nC	100V: 5 mΩ.nC 600V: 50 mΩ.nC
R _{on-Qoss} 100V: 200 mΩ.nC 600V: 4000 mΩ.nC	100V: 100 mΩ.nC 600V: 2000 mΩ.nC	100V: 50 mΩ.nC 600V: 1000 mΩ.nC	100V: 25 mΩ.nC 600V: 500 mΩ.nC
lg Vth (at I _{DS} 10μA/mm)	<1µA/mm >2.5V	<10nA/mm >3.5V (tunable 1V to 5V)	<1nA/mm <u>>4V</u> (tunable 1V to 5V)
Lifetime (yrs @ Temp), Today: 15yrs (80% rated voltage), 1FIT	10yrs @ 150°C 20yrs @125°C 1ppm, 20yrs (solar, automotive)	20yrs @ 175°C	20yrs @ 200°C
Short Circuit Robustness	5µs @ 80% of V-rating	10µs @ 80% of V- rating	










Roadmapping: GaN FoM








GaN Roadmapping



Applications & Technologies

 b) Potential for application or Application needs and Impact for Europe 	Short/ Medium term: 5+	-Medium / long term: 10+	long term: 15+
Low power DC/DC converter (POL)	Volume	Predominant	Predominant
Power supplies (PFC, e.g. for data centre)	Volume	Predominant	significant
Automotive EV/HEV (DC-DC converter, charger)	Prototype	Volume	Predominant
PV (roof/home)	Prototype	Volume	Predominant
Motor drives	Prototype	Volume	Predominant
Mobile chargers/adapters	Volume	Predominant	significant
c) Technology and design challenges			
GaN-on-Si substrate diameter	Cost Wafer size, 8"	Cost Wafer size, 8"	Cost Wafer size, 12"
GaN-on-Si substrate thickness	Semi std		
p-Gate architecture	p-Gate architecture dominant Blanket growth or blanket regrowth	Selective regrowth Polarization Engineering	isolated architecture dominant
MIS-Gate structures	Solving basic material science issues	Dit engineering Industrialization	Reliability Yield
Ohmic contacts	<0.5 ohm.mm Alloyed metals	<0.2 ohm.mm Regrown contacts	<0.1 ohm.mm Regrown contacts
On-Chip Integration	Topology Reliability Thermal management Packaging	Cost	Cost System
Thin wafers and interconnects	<100µm	<60µm	Electrically required thickness

NEREID Roadmapping: GaN Technology





SiC Roadmapping



Applications & Technologies

	b) Potential for application or Application needs and Impact for Europe	Short/ Medium term: 5+	Medium / long term: 10+	long term: 15+
	Power supplies (PFC, e.g. for data centre)	Volume	Volume	significant
	PV (roof/home)	Volume	Volume	Predominant
	PV (MV, central)	Prototype	Volume	Predominant
	Automotive EV/HEV (DC-DC converter, charger)	Prototype	Volume	significant
	Automotive EV/HEV (traction inverter)		Prototype	Volume
	Motor drives (industry)	Prototype	Volume	Predominant
	Traction (trains, trams)	Prototype	Volume	Predominant
	Wind power	Prototype	Volume	Predominant
	Grid: power transmission and distribution (e.g. HVDC)		Prototype	Volume
	Airplanes	Prototype	Prototype	Volume
	c) Technology and design challenges			
	Advanced passivation for high ruggedness (humidity, gases, environmental impacts)	In the substrate	On the chip	
	Self-aligned process techniques for high manufacturability (e.g. TrenchMOS)	Prototype	Volume	
NEREID	Wafer thinning and bonding Thermal, mechanical, electrical (Ron) Today: 100µm	50µm	30µm	Electrically required thickness



main recommendations for Smart Energy Roadmapping



Main recommendations:

- Need to identify the killer applications for GaN/SiC devices;
- Gate architecture (the long term one) need to be finalized soon (MIS/pGate) to finalize gate leakage and threshold voltage values
- Reliability and Robustness evaluation/standardization
- Need to have a completely new approach (full system redesign)
- Costs comparison must be done at system level (not device level)

To exploit the full potential of WBS:

- Packaging and system integration technologies enabling low parasitic inductances to master EMC issues enabling reliability at higher temperatures
- Low inductance packaging and integration technologies: power PCB with chip embedding, system-in-package (SIP), switching cell ..
- Passive components for fast switching: mainly inductors, reduce losses at high switching frequencies, thermal management of (integrated) passives