

Tunnel FETs trends and challenges

NEREID Nanoscale FET Workshop

Bertinoro, Oct. 2016

-NEREID H2020 ICT CSA-

Francis Balestra

IMEP-LAHC

Grenoble INP-Minatec/CNRS

Introduction: Challenges of nanodevices

We are facing **dramatic challenges** dealing with future nano-scale devices:

- Performance
- *Power consumption* ↑
- **Many new materials** and **device architectures** needed (transistors, memories)
- Device integration (2D, 3D)
- **Interconnects** (Traditional, Optical, RF, carbon/2D materials)
- Ultimate technological processes (EUV, immersion multiple patterning, multi ebeam, imprint lithography, self-assembly)
- **Novel functionalities** (sensing, EH, RF) using **nanodevices** and **nanomaterials**

Big challenges to continue More's law:

Node-to-Node Transistor scaling:

- 50% area reduction
- 25% performance increase @ scaled V_{DD}
- 20% power reduction
- 30% cost reduction
 - every 2-3 years

⇒ Novel Lithography, Materials, Architectures, Physics, State variables...
using **green & sustainable technologies** / power_scarce & toxic materials

⇒ Several 10^9 devices/circuit in Electronics: complex

⇒ Human kind: 100×10^{12} Synapses/Bacteria in brain/gut: **extremely complex** (sustainability / link with toxicity)! **Very far from this performance/low power!**

Why « very low power »?

- Cost of energy
- Climate warming / Pollution
- Restricted energy reserve
- Electronics: significant part and ↑ ↑
- Battery lifetimes
- Future autonomous ULP systems

Introduction-Challenges

- ↑ **40%** energy consumption / 20 years
- ICT ~ **2 à 3%** of worldwide **CO2** emission
(~ air transport)
- ICT ~ **15%** of **electricity consumption** (x3 next 20 years)
- In **2 days** ~ information generated until 2003
(Eric Schmidt, Google CEO, 2010)
- **1 Google search** ~ energy consumption in 1h with energy saving bulb (source: Strato)

Introduction-Challenges

- 2 ZB : all recorded data in 2011
- **a day in digital world :**
 - 10 K new Wikipedia articles
 - 100 K hours of video posted on Youtube
 - 400 M Tweets
 - 500 M SMS
 - 500 M Facebook connections
 - 5 G searches on Google
 - 150 G emails exchanges
 - 40 TB of data collected at LHC (large hadron collider)
 - 15 PB / year later

Possible solutions for reducing energy dissipation in switching logic devices

- Since the **90nm node** **V_{dd}** scaling has been slowdown leading to *accelerated energy consumption and heating*: move from constant field toward *constant voltage scaling*
=> end of λ^3 reduction of stored energy (and energy dissipated)
 - In **2005** the *increase in microprocessor frequency abruptly ceased*, integration level continue to increase and parallel processors were proposed to $\uparrow$ performance and/or $\downarrow$ power
 - Leakage current and power** dramatically increase (*can be > dyn.P*)
- ⇒ **2 paths for reducing energy dissipated** (most critical challenge):
- **Conventional logic**: reduction in stored energy ($\sim CV^2 \Rightarrow$ dec. of C or V) and leakage using new physics/materials/devices
 - **Adiabatic/reversible logic**: $E_{\text{diss}} = 1/2 CV^2 (RC/t_s)$ (t_s : charging time of C) => the clock must be slow $t_s \gg RC$

Possible Solutions

- Reduction of energy consumption : **main challenge for future electronic systems**

=> A number of innovations will be needed:

- transistor and memory technologies
- circuit design techniques
- systems architectures
- embedded software

Possible solutions

- **Ex : Transistors** : energy consumption $\sim 10^4 kT$
=> limit $\sim kT$.

=> could be reached with nanodevices using **new physical concepts/materials and technology breakthroughs**

=> strong $\downarrow$ static and dynamic circuit consumption, with e.g.:


- electron **transport** (*Nanowires, Tunnel FET ...*)
- spin** (*SpinFET...*)
- electromechanical properties** (*NEMS...*)
- combination with **alternative materials**: *Ge, III-V, Fe, Graphene...*

- **Ex : Memory**

=> alternative solutions with **other state variables**:
=> *PCM, RRAM, MRAM...*


Present switching Energy:

=> *very far from $kT\ln(2)$*




Practical cases:


Slowdown of Vdd scaling and increase of subthr. Leakage:
=> $\uparrow$ of dynamic and static power consumption




(P. Packan (Intel), 2007 IEDM Short Course)




Parallelism (multi-core) is a key technique to improve system performance under a power budget



Power challenge due to subthreshold slope limit and lower limit in energy per operation



CMOS has a fundamental lower limit in energy per operation due to subthreshold leakage



$$E_{min} \sim C \cdot S^2$$

$$V_{ddmin} \sim S$$

(Hanson, IEEE TED 2008)

Reducing threshold voltage by 60mV increases the leakage current (power) by ~10 times

Possible solutions for reducing sub. Swing


-Solutions for reducing S:

$$S = \frac{\partial V_g}{\partial(\log I_d)} = \underbrace{\frac{\partial V_g}{\partial \psi_s}}_m \underbrace{\frac{\partial \psi_s}{\partial(\log I_D)}}_n = \left(1 + \frac{C_s}{C_{ins}}\right) \frac{kT}{q} \ln 10$$

m less than 1 n less than (kT/q)ln10

- ⇒ Decrease of the transistor body factor **m**: **UTB/MG/NW/CNT/Graphene** (**m~1**) or **m<1**: **NC-FET, MEMS/NEMS ...**
- ⇒ Reduction of **n**: modification of the **carrier injection** mechanisms (or **low T°**):
I.I., BTBT ...



Nanoscale FET roadmap for low energy, scaling, high perf., new functionalities



Subthreshold swing of **FD SOI MOSFETs**

⇒ *Down to 60mV/dec for UTB at 300K*


1st deep depleted SOI MOSFET, F. Balestra, ESSDERC'1984 & SSE 1985 & PhD 1985, JP. Colinge EDL 1986



60 mV/dec numerical simulation (Balestra PhD'85)

60mV/dec experiment (Colinge EDL'86)

Multi-gate for very low power and HP: Scaling (td, n), Power (S) & Performance (μ)




=> **Fully Inverted MOSFET** (Balestra EDL'87)

Subthreshold swing in double-gate SOI MOSFETs

E. Raully, SSE vol. 43, 1999.


Numerical simulation of subthreshold swing for various types of extremely thin ($t_{\text{si}} = 10 \text{ nm}$) SOI MOSFETs ($L_g = 0.05 \mu\text{m}$)

Single gate
($t_{\text{ox1}} = 3 \text{ nm}$ and $t_{\text{ox2}} = 0.38 \mu\text{m}$),
double gate
($t_{\text{ox1}} = t_{\text{ox2}} = 3 \text{ nm}$),
various dopings
($N_a = 10^{15} \text{ cm}^{-3}$ and $N_a = 5 \cdot 10^{17} \text{ cm}^{-3}$)




- Improvement of the swing :
- with reducing the Si film doping
 - with a back gate accumulation ($V_{g2} = -40 \text{ V}$)
 - for a double gate SOI MOSFET with volume inversion

Comparison of S for sub-10nm L_g for:
 Ω -gate sSi and InGaAs NW, GAA CNT ($\neq d$), DG sSi UTB
Very good S down to 5nm L_g , but.... $>60\text{mV/dec}$!



(simul. M.
Luisier, IEDM11)

S/D and B to B Tunnelling



Solutions for reduction of S below 60mV/dec

-Strong reduction in V_{dd} and E_{min} possible using new physics/materials/devices with **sub-60mV/dec subthreshold swing** (*limit of MOSFETs at RT*):

⇒ **Energy filtering**: *Tunnel FET* (MOS- NW- CNT- or Graphene-based): BtB tunneling to filter energy distribution of electrons in the source (cuts off the high energy e/Boltzmann tail resp. for 60mV/dec): PB => Ion

⇒ **Internal voltage Step-up**: *Ferroelectric gate FET* (inducing a negative capacitance to amplify the change in channel potential induced by the gate): PB => long switching times

⇒ *TFET and FeFET* would greatly reduce energy dissip. in conventional and adiabatic logics

Reduction of S below 60mV/dec



-Other alternatives:

***MEM-NEMFET/relay** (pb: voltage scaling, reliability)

***I.I. Devices** (pb: high V, reliability)

*Nanowire FETs with InGaAs-InAlAs **superlattice heterostructure in the source** for filtering high energy electrons, leads to $S=13\text{mV/dec}$ and $I_{\text{on}}=4.5\text{mA}/\mu\text{m}$ at $V_d=0.4\text{V}$ (simul.)

The quasi-ideal switch



• Quasi-ideal binary switch:

- 2 stable states (off, on)
- I_{on} : as high as possible
- I_{off} : as low as possible
- abrupt swing (mV/decade)
- very fast (<ns)

Small swing switch best parameters

To outperform CMOS:

- I_{on} : range of hundreds of μA
- S_{avg} far below 60mV/dec for at least 4-5 decades of I_d
- $I_{on}/I_{off} > 10^5$
- $V_{dd} < 0.5V$

Reduction of S below 60mV/dec: most promising $\Rightarrow$ *TFETs*

-The most promising ones, **TFETs**, use **gate-controlled pin structures** with carriers tunneling through the barrier and not flowing over:



$\Rightarrow$ **Interband tunnelling** in heavily-doped p+n+ junction with a control of band bending with V_g and a reversed bias p-i-n

$\Rightarrow$ *Ambipolar effect* has to be suppressed by assymetry in the doping level or profile, or the use of heterostructures

Tunnel FET


OFF-state

- $V_d = \text{positive}$
- $V_g = 0$
- **no current flows**




ON-state

- $V_d = \text{positive}$
- $V_g = \text{positive}$
- **barrier thin, current flows**




Tunnel FET

- **Opportunities:** reduce by decades standby power
- **Challenges** for Tunnel FETs:
 - bandgap engineering
 - *on-state* performance improvement needed
 - exploitation of innovative (nano)structures



Major parameter for BTBT: Transmission probability



$$I_{BTB} \propto T_{WKB} \approx \exp\left(-\frac{4\lambda\sqrt{2m^*}E_g^{1.5}}{3\eta(\Delta\Phi + E_g)}\right)$$

Parameter	Means of improvement
m^*	Small effective tunnel mass, SiGe, III-V, CNT
E_g	Source in SiGe, III-V heterostructures, strain CNT
λ	3D geometry (wrap gate), high-k gate dielectric, thin gate dielectric

Optimisation of T_{WKB} :

-Reduction of bandgap E_g , eff. mass m^* , tunnel. length λ

-Increase of $\Delta\Phi$

$\Rightarrow \uparrow I_{on}, \downarrow S$ for several decades of I_d

- $E_g, m^*, \Delta\Phi$: change of materials


- λ : change of device dimension, doping, gate capacitance, gate overlap on tunnel region, bandgap

$\Rightarrow T_{ox} \downarrow, \text{high } k, t_{si} \downarrow, \text{abrupt doping profile, high Source doping, MG, } \neq \text{ materials}$

Optimisation of TFET:

- L_g** has reduced effect compared with MOSFET
- HeteroTFET**: small bandgap at S and large bandgap at D
- C-TFET** needed for logic circuits

Impact of low bandgap Source on λ




(A. Ionescu, IEDM 2011)

Barrier control: key for Tunnel FET operation:


Impact of high k dielectrics on λ

(A. Ionescu et al, ESSDERC 2009)




Tunnel FET on Si, SGOI, GOI

$S=42\text{mV/Dec}$, $I_{\text{off}} < 0.1\text{pA}$, but $I_{\text{on}} < 0.1\mu\text{A}$ at $V_d=1\text{V}$



$I_D(V_G)$ characteristics of a $L_G=100\text{nm}$ SOI TFET in p (left) and n (right) channel operation modes ($t_{\text{Si}}=20\text{nm}$; P30: pLDD, 30nm 2^{nd} spacers). Local subthreshold slope at low as 42mV/dec is measured. We define V_{BtBt} as the voltage at which band to band tunneling occurs.





Extracted TFET ON current (at $V_{\text{DS}} = \pm 0.8\text{V}$, $V_{\text{GS}} = \pm 2\text{V}$) for 400nm gate length TFETs on $\text{Si}_{1-x}\text{Ge}_x\text{OI}$ ($x_{\text{Ge}} = 0-15-30\%$, $t_{\text{SiGe}}=20\text{nm}$), and GeOI ($t_{\text{Ge}}=60\text{nm}$) substrates (in p & n modes).


(F. Mayer et al, IEDM 2008)

Technology boosters for TFETs:

High k, abrupt doping profile at tunnel junction, thinner body, high S doping, multi-gate, gate oxide aligned with i-region, shorter L_g/i-region




- A) Single gate SOI, L=100nm, 3nm SiO₂
- B) stress = 4 GPa at source junction
- C) high-K gate dielectric
- D) double gate
- E) oxide aligned to i-region
- F) L=30nm




III-V channel TFETs

- * **InAs TFETs (SG, DG, GAA NW):** small bandgap and electron-hole effective masses inducing BTBT ($V_g=V_d=0.2V$) (*M. Luisier EDL 2009, Simul.*) :





InGaAs Heterojunction TFET:

$I_D \uparrow \times 20$, $S < 60 \text{ mV/dec}$ with: $EOT \downarrow$, $\uparrow S$ doping, lower tunnel barrier with heteroj.




G. Dewey
IEDM 2011




Drain current (I_D) at $V_D = 0.3V$ and $V_G - V_T = 0.5V$

A combination of scaling the EOT in the homojunction (H_{mj})TFET ($\sim 3X I_D$), lowering the tunnel barrier with heterojunction (H_{tj})TFET ($\sim 3X I_D$), and increasing the source doping in the H_{tj} TFET ($\sim 2X I_D$) result in $>20X$ combined improvement in the I_D of the III-V TFET

Strain InAs NW TFETs





L_g [nm]	$W=H$ [nm]	L_{SD} [nm]	T_{ox} [nm]	N_S [cm ⁻³]	N_D [cm ⁻³]	Transport direction x
20	5	20	1	$5 \cdot 10^{19}$	10^{18}	[100]



F. Conzatti
IEDM 2011
(3D quantum
transport
simulation)


InAs NW TFETs



F. Conzatti
IEDM 2011
(3D quantum
transport
simulation)

Subthreshold swing vs gate length for GAA InAs Nanowire TFETs for various wire diameters obtained by quantum simulation


Comparison of GaSb-InAs H-TFET with InAs TFET and InAs NW MOSFET




S. Brocard
IEDM 2013
(3D quantum
transport
simulation)

=> Near-broken bandgap configuration at the source-channel interface, thus increasing I_{DS} significantly

H-GaSb/InAs TFET compared with graded $\text{Al}_{x_M}\text{Ga}_{(1-x_M)}\text{Sb}$ source/InAs NW H-TFETs



Al_xmGa_{(1-x)m}Sb/InAs H-TFETs with 3 graded options



S. Brocard
EDL 2014
(3D quantum
transport
simulation)


Substantial $\uparrow$ of I_d , similar S as H-GaSb/InAs TFET

$I_{on} \approx \text{Transmission} \times \text{Fermi-Dirac occupation function } f$

InAs-GaSb-InAs Quantum Well NW TFET


S: p-doped InAs + thin GaSb undoped

C: undoped InAs / D: n-doped InAs



- ⇒ Strong concentration of **DOS at the edge between S and channel**
- ⇒ **Penetration of the electronic wave function** in the channel region
- ⇒ **Boost the band-to-band current**


InAs-GaSb-InAs Quantum Well TFET vs Twell



M. Pala
J. Elec. Dev.
Soc., 2014.

Improvement of QW TFET / reference H-TFET => optimum for $T_{\text{well}}=3\text{nm}$

Comparison of all III-V TFET architectures





⇒ **QW-TFET best performance (InAs-GaSb-InAs Quantum Well)**

- Graded source H-TFET with $T_{grad}=5nm$
- Quantum well TFET with $T_{well}=3nm$
- $Dw=5nm$, $Lg=17nm$, I_{on} at $I_{off}=5nA/\mu m$

2D/WTe2 TFET

(Ab-initio quantum simulation, X.-W. Jiang - *IEDM'15*)



Best results for TMD layers
obtained with **WTe2 TFET** for HP
and LOP applications


$V_d = 0.5\text{V}$, S/D doping 10^{13}cm^{-2}

Performance for $L_g = 7\text{nm}$ close to
ITRS HP 2024 requirement

Ioff degradation for $L_g < 5\text{nm}$

Comparison of Homojunction and heterojunction 2D TFET



(NEGF quantum simulation, W. Cao - *IEDM'15*)



Best results for
Heterojunction
WTe2-MoS2 TFET

2D (MoS2-WTe2) TFET

(Quantum simulation, J. Cao- IEDM'15)




Intrinsic switching energy vs Switching time for various devices : CMOS, TFET (InAs and InAs/GaSb) and **2D TFET MoS2-WTe2 (best results)**

Front and back SiO2, 0.35nm gap with $\epsilon=1$, chemically doped MoS2 ($4 \cdot 10^{12} \text{cm}^{-2}$) and electrostatically doped WTe2 with Vbg


Comparison TFET experimental results

H. Lu, J. Electr. Dev.Soc. 2014





⇒ $S < 60 \text{ mV/dec}$ for $I_d < 10 \text{ nA}/\mu\text{m}$

TFET-FeFET



(a) Transfer characteristic (b) Output characteristic of NC-HTFET. The subthreshold swing is improved significantly with NC. The current of NC-HTFET shows the enhancement with larger V_{GS} . Note that both HTFET and NC-HTFET are the same devices for comparison.





Transconductance (g_m) vs. V_{GS} . The peak g_m is enhanced 118% by the NC integration.

M.H. Lee, IEDM'2013

Fe FinFET

(K.-S. Li - IEDM'15)



SS ↓ for Fe FinFET / FinFET

Fe material : $\text{Hf}_{0.42}\text{Zr}_{0.58}\text{O}_2$

Conclusion

- We are facing many challenges, scaling, performance and power reduction which is one of the most important challenge for future nanoscale devices
 - =>requires **new physics and device structures using many novel materials**
 - =>will enable to continue scaling and performance/**power improvement**
- **FD SOI, MG** Devices for *Low power/high speed*
- **TFETs** (MG, SOI, GOI, III-V, NW, Strain, HTJ, Grad, QW, 2D), **TFET/FeFET**
 - => **for Ultra-low power:**
 - => **Best Small Slope Switch** up to now
 - => allows for **sub-60mV/dec S** (simulation + experimental results)
 - => **TFETs** simulations show promise for very good S, substantial V_{dd} reduction and high I_{on} but technology boosters especially **using new materials and devices** and **additional process improvements (reduced defect density) are needed to improve real device performance**
 - => **Applications:** *very low power/low-medium speed, Analog/RF, Sensors..... ?*

Thank you for your attention!

Acknowledgements:

H2020 NEREID CSA European Project

Sinano Institute Members

Contact: **balestra@minatec.grenoble-inp.fr**